

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/705,317	11/10/2003	Leo Mathew	SC12733TP	4446
23125 75	590 06/16/2005		EXAMINER	
FREESCALE	SEMICONDUCTO	ROSE, KIESHA L		
LAW DEPART	TMENT			
7700 WEST PARMER LANE MD:TX32/PL02			ART UNIT	PAPER NUMBER
AUSTIN, TX 78729			2822	
			DATE MAILED: 06/16/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

				M			
		Application No.	Applicant(s)				
Office Action Summary		10/705,317	MATHEW ET AL.				
		Examiner	Art Unit				
	· · · · · · · · · · · · · · · · · · ·	Kiesha L. Rose	2822				
Period fo	The MAILING DATE of this communication or Reply	appears on the cover sheet w	ith the corresponden ce address - ·	•			
THE - Exte after - If the - If NO - Failu Any	ORTENED STATUTORY PERIOD FOR REI MAILING DATE OF THIS COMMUNICATION INSIGNS of time may be available under the provisions of 37 CFR SIX (6) MONTHS from the mailing date of this communication. In period for reply specified above is less than thirty (30) days, a poperiod for reply is specified above, the maximum statutory perior to reply within the set or extended period for reply will, by started the period by the Office later than three months after the material part of the provided patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, may a reply within the statutory minimum of thi iod will apply and will expire SIX (6) MO tute, cause the application to become A	reply be timely filed rly (30) days will be considered timely. NTHS from the mailing date of this communicated the second seco	tion.			
Status							
1)[🛛	Responsive to communication(s) filed on						
-	•	his action is non-final.					
•							
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	ion of Claims						
4)⊠	Claim(s) 1-38 is/are pending in the applicati	on.					
	4a) Of the above claim(s) is/are without	Irawn from consideration.					
5)	Claim(s) is/are allowed.						
6)⊠	☑ Claim(s) <u>1,7-12,18,21-28,33-35 and 37-38</u> is/are rejected.						
7)⊠	Claim(s) <u>2-6,13-17,19,20,29-32 and 36</u> is/are objected to.						
8)□	Claim(s) are subject to restriction and	d/or election requirement.					
Applicat	ion Papers						
9)[The specification is objected to by the Exam	iner.					
10)) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
	Replacement drawing sheet(s) including the corr	rection is required if the drawing	g(s) is objected to. See 37 CFR 1.12	1(d).			
11)	The oath or declaration is objected to by the	Examiner. Note the attache	d Office Action or form PTO-152	•			
Priority (ınder 35 U.S.C. § 119						
	Acknowledgment is made of a claim for fore All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the papplication from the International Bur	ents have been received. ents have been received in A riority documents have beer	Application No				
* 8	See the attached detailed Office action for a	ist of the certified copies no	received.				
Attachmen	it(s)						
	ce of References Cited (PTO-892)	. 4) Interview	Summary (PTO-413)				
2) Notic	ce of Draftsperson's Patent Drawing Review (PTO-948)	Paper No	(s)/Mail Date				
3) ⊠ Infor Pape	mation Disclosure Statement(s) (PTO-1449 or PTO/SB/ or No(s)/Mail Date <u>1103,104,205,305</u> .	6) Other:	Informal Patent Application (PTO-152)				

Application/Control Number: 10/705,317

Art Unit: 2822

DETAILED ACTION

This Office Action is in response to the filing of the application.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.

The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

Claims 1,7-12 and 25-28 are rejected under 35 U.S.C. 102(e) as being anticipated by Lee et al. (U.S. Patent 6,768,158).

Lee discloses a flash memory (Fig. 5d) that contains a semiconductor structure (26) including a top surface, a first sidewall, and a second sidewall opposing the first sidewall; a first gate structure (38 on left) located adjacent to the first sidewall, a second gate structure (38 on right) located adjacent to the second sidewall, a third gate (36)

structure located over the top surface; wherein first gate structure, the second gate structure and the third gate structures are physically separate from each other.

A source region and a drain region (part of active area 26) extending from the semiconductor structure on opposite sides of the semiconductor structure orthogonal to sides of the first gate structure and the second gate structure wherein the first gate structure is located adjacent to the first sidewall at a location of the semiconductor structure between the source and the drain; wherein the second gate structure is located adjacent to the second sidewall at a location of the semiconductor structure between the source and the drain; and wherein the third gate structure is located over the top surface between the source and drain and the first, second and third gate are patterned to form source and drain

A first dielectric layer (42) surrounding the first sidewall and the second sidewall of the semiconductor structure and electrically insulating the semiconductor structure from the first gate structure and the second gate structure; and a second dielectric layer (30) overlying the top surface of the semiconductor structure, the first dielectric layer and the second dielectric layer comprising at least one differing physical property where the two dielectric layers have different thicknesses

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

⁽a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Art Unit: 2822

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claim 18 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lee in view of Prinz (U.S. Patent 6,816,414).

Lee discloses all the limitations except for a charge storage structure. Whereas Prinz discloses a memory device (Fig. 2) that contains a first gate (52 on left) formed along a first sidewall, a second gate (52 on right) formed along a second sidewall, a third gate (44) formed on substrate (14) with a source (30), a drain (32), a first charge storage structure (46/48/50 on left) located adjacent to the first sidewall, the first gate structure located adjacent to the first charge storage structure on an opposite side of the first charge storage structure from the first sidewall, a second charge storage structure (46/48/50 on right) located adjacent to the second sidewall, the second gate located adjacent to the second charge storage structure on an opposite side of the second charge storage structure from the second sidewall. The charge storage structure is formed to store charge from the gates. (Column 2, lines 11-26) Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Lee by incorporating a charge storage structure to store charge from the gates as taught by Prinz.

Claim Rejections - 35 USC § 103

Claim 21 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lee in view of Cheng et al. (U.S. Publication 20050112817).

Application/Control Number: 10/705,317

Art Unit: 2822

Lee discloses all the limitations except for a contact on the third gate. Whereas Cheng discloses a semiconductor device (Figs. 6I and 7) that contains a gate (608) with an electrical contact (750) formed thereon. The electrical contact is formed on the gate to form an electrical contact. Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Lee by incorporating an electrical contact on the gate to form an electrical connection from the gate to the electrical contact.

Claims 22-24 and 37-38 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee in view of Cleeves et al. (U.S. Patent 6,580,124).

Lee discloses all the limitations except for the first, second and third gates to have different conductivities. Whereas Cleeves discloses a semiconductor device (Fig. 1b) that contains a semiconductor structure with first and second sidewalls with first and second gate (119)(p type) and a third gate (N+ poly) where the first and second gates are angle implanted with different conductivities (Fig. 2e). The gates have different conductivity types because doping a layer with different materials to get different conductivity is well known in the art. Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Lee by incorporating the first, second and third gates to have different conductivities since changing the conductivity is well known in the art.

Claims 33-34 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lee in view of Prinz (U.S. Patent 6,816,414).

Application/Control Number: 10/705,317 Page 6

Art Unit: 2822

Lee discloses all the limitations except for a charge storage structure. Whereas Prinz discloses a memory device (Fig. 2) that contains a first gate (52 on left) formed along a first sidewall, a second gate (52 on right) formed along a second sidewall, a third gate (44) formed on substrate (14) with a source (30), a drain (32), a first charge storage structure (46/48/50 on left) located adjacent to the first sidewall with nanoclusters (48) made of silicon nanocrystals (Column 2, lines 24-26), the first gate structure located adjacent to the first charge storage structure on an opposite side of the first charge storage structure from the first sidewall, a second charge storage structure (46/48/50 on right) located adjacent to the second sidewall with nanoclusters (48) made of silicon nanocrystals, the second gate located adjacent to the second charge storage structure on an opposite side of the second charge storage structure from the second sidewall and a charge trapping dielectric (50) made of a HTO (high temperature oxide) which is silicon nitride (See Yang et al. U.S. Patent 6,703,282, Column 1, lines 58-61) for silicon nitride as a HTO). The charge storage structure is formed to store charge from the gates. (Column 2, lines 11-26) Therefore it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Lee by incorporating a charge storage structure to store charge from the gates as taught by Prinz.

Application/Control Number: 10/705,317

Art Unit: 2822

Allowable Subject Matter

Claims 2-6,13-17,19-20,29-32 and 36 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Kiesha L. Rose whose telephone number is 571-272-1844. The examiner can normally be reached on M-F 8:30-6:00 off 2nd Mondays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KLR KLR

SUPERVISORY WITER EXAMINER
TECHNOLOGY CENTER 2800